INFO:
Verilog Tutorial 8 -- if-else and case statement